

IEEE HOME | SEARCH IEEE | SHOP | WEB ACCOUNT | CONTACT IEEE



Membership Publications/Services Standards Conferences Careers/Jobs

IEEE Xplore[®]
 RELEASE 1.8

 Welcome
 United States Patent and Trademark Office


» Se

[Help](#) [FAQ](#) [Terms](#) [IEEE Peer Review](#)
[Quick Links](#)
Welcome to IEEE Xplore[®]

- ☐ Home
- ☐ What Can I Access?
- ☐ Log-out

Tables of Contents

- ☐ Journals & Magazines
- ☐ Conference Proceedings
- ☐ Standards

Search

- ☐ By Author
- ☐ Basic
- ☐ Advanced

Member Services

- ☐ Join IEEE
- ☐ Establish IEEE Web Account
- ☐ Access the IEEE Member Digital Library

IEEE Enterprise

- ☐ Access the IEEE Enterprise File Cabinet

Print Format

 Your search matched **6** of **1047691** documents.

 A maximum of **500** results are displayed, **15** to a page, sorted by **Relevance Descending** order.
Refine This Search:

You may refine your search by editing the current search expression or entering a new one in the text box.

☐ Check to search within this result set
Results Key:
JNL = Journal or Magazine **CNF** = Conference **STD** = Standard

1 Design of high-performance CMOS charge pumps in phase-locked loop
Rhee, W.;

Circuits and Systems, 1999. ISCAS '99. Proceedings of the 1999 IEEE International Symposium on , Volume: 2 , 30 May-2 June 1999

Pages:545 - 548 vol.2

[\[Abstract\]](#) [\[PDF Full-Text \(376 KB\)\]](#) IEEE CNF

2 A 0.10 μ m CMOS, 1.2 V, 2 GHz phase-locked loop with gain compensation VCO
Minami, K.; Fukaishi, M.; Mizuno, M.; Onishi, H.; Noda, K.; Imai, K.; Horiuchi Yamaguchi, H.; Sato, T.; Nakamura, K.; Yamashina, M.;

Custom Integrated Circuits, 2001, IEEE Conference on , 6-9 May 2001

Pages:213 - 216

[\[Abstract\]](#) [\[PDF Full-Text \(480 KB\)\]](#) IEEE CNF

3 1-V power supply high-speed digital circuit technology with multithreshold-voltage CMOS
Mutoh, S.; Douseki, T.; Matsuya, Y.; Aoki, T.; Shigematsu, S.; Yamada, J.; Solid-State Circuits, IEEE Journal of , Volume: 30 , Issue: 8 , Aug. 1995

Pages:847 - 854

[\[Abstract\]](#) [\[PDF Full-Text \(704 KB\)\]](#) IEEE JNL

4 A 1-V 2.4-GHz PLL synthesizer with a fully differential prescaler and low-off-leakage charge pump
Yamagishi, A.; Ugajin, M.; Tsukahara, T.;

Microwave Symposium Digest, 2003 IEEE MTT-S International , Volume: 2 , 8

June 2003
Pages:733 - 736 vol.2

[\[Abstract\]](#) [\[PDF Full-Text \(307 KB\)\]](#) IEEE CNF

5 A novel charge pump PLL with reduced jitter characteristics

Myoung-Su Lee; Tae-Sik Cheung; Woo-Young Choi;

VLSI and CAD, 1999. ICVC '99. 6th International Conference on , 26-27 Oct.

Pages:596 - 598

[\[Abstract\]](#) [\[PDF Full-Text \(124 KB\)\]](#) IEEE CNF

6 A 1 V CMOS PLL designed in high-leakage CMOS process operating 10-700 MHz

Holzer, R.;

Solid-State Circuits Conference, 2002. Digest of Technical Papers. ISSCC. 2002

IEEE International , Volume: 1 , 3-7 Feb. 2002

Pages:272 - 466 vol.1

[\[Abstract\]](#) [\[PDF Full-Text \(509 KB\)\]](#) IEEE CNF

[Home](#) | [Log-out](#) | [Journals](#) | [Conference Proceedings](#) | [Standards](#) | [Search by Author](#) | [Basic Search](#) | [Advanced Search](#) | [Join IEEE](#) | [Web Account](#) | [New this week](#) | [OPAC Linking Information](#) | [Your Feedback](#) | [Technical Support](#) | [Email Alerting](#) | [No Robots Please](#) | [Release Notes](#) | [IEEE Online Publications](#) | [Help](#) | [FAQ](#) | [Terms](#) | [Back to Top](#)

Copyright © 2004 IEEE — All rights reserved

FAST - [13dec03.1]

Drafts

ISNR:

BRS:

BRS:

ISNR:

BRS:

ISNR:

Pending

Active

L1: (2234) (phase adj) locked adj) loop or pll) and control adj) s

L2: (154) 1 and leakage adj) current

L3: (102) 2 and compensat\$

L4: (4) 3 and deactivat\$

Failed

Saved

Tagged (0)

UDC

Queue

Trash

Search

US

POWER

Power

Power

DB

USPAT.US&R&P.D. &R&P.D. &R&P.D. &R&P.D. &R&P.D.

Date & location

OR

Print

Report of Research

3 and deactivat\$

BRS term

BRS term

12 pages

1.00

HTML

		Document ID	Issue Date	Pages	Title	Current OR	Current XRef	Retrieval Classif	Inventor	US	JP	EP	PS	IN	US
1	<input type="checkbox"/>	US 20030080819 A1	20030501	15	Fast-acquisition phase-locked loop	331/17			McCarthy, Evan S.	<input checked="" type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	US
2	<input type="checkbox"/>	US 20030013428 A1	20030116	56	Apparatus and methods for output buffer circuitry with constant output power in radio-frequency circuitry	455/259	455/180.3		Marques, Augusto M. et al.	<input checked="" type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	US
3	<input type="checkbox"/>	US 6721289 B1	20040413	55	Radio frequency data communications device	370/311	340/10.33; 342/42; 347/44;		O'Toole, James E. et al.	<input checked="" type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	US
4	<input type="checkbox"/>	US 6717475 B2	20040406	14	Fast-acquisition phase-locked loop	331/17	327/147; 331/25		McCarthy, Evan S.	<input checked="" type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	US
5	<input type="checkbox"/>	US 6130602 A	20001010	3335	Radio frequency data communications device	340/10.33	342/42; 342/44; 342/51;		O'Toole, James E. et al.	<input checked="" type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	US
6	<input type="checkbox"/>	US 5847614 A	19981208	13	Low power charge pump	331/14	327/157; 331/17; 331/25		Gilbert, Barrie et al.	<input checked="" type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	US

Details

HTML